

# EE 330

## Lecture 35

Amplifier Biasing

Frequency-Dependent Performance of  
Amplifiers

Parasitic Capacitances in MOS Devices

# Exam Schedule

Exam 1	Friday Sept 24
Exam 2	Friday Oct 22
Exam 3	Friday Nov 19
Final	Tues Dec 14 12:00 p.m.

Photo courtesy of the director of the National Institute of Health ( NIH)




As a courtesy to fellow classmates, TAs, and the instructor

**Wearing of masks during lectures and in the laboratories for this course would be appreciated irrespective of vaccination status**

# Cascode Configuration

Discuss



$$A_{V_{CC}} \cong - \left[ \frac{g_{m1}}{g_{o2}} \beta \right] \cong - \left[ \frac{g_{m1}}{g_{o1}} \right] \beta$$

$$g_{o_{CC}} \cong \frac{g_{o2}}{\beta}$$


$$A_{V_{CC}} \cong - \left[ \frac{g_{m1}}{g_{o1}} \right] \beta = \left[ \frac{2V_{AF}}{V_t} \right] \beta = [-8000]100$$

$$A_{V_{CC}} \cong -800,000$$


**This gain is very large and only requires two transistors!**

**What happens to the gain if a transistor-level current source is used for  $I_B$ ?**


# Cascode Configuration




# Cascode Configuration Comparisons




$$A_V = \frac{-g_m}{g_o}$$



$$A_V \cong \frac{-g_{m1}}{g_{o1} + g_{o2}} = \frac{-g_{m1}}{2g_{o1}}$$



$$A_V \cong - \left[ \frac{g_{m1}}{g_{o1}} \right] \beta$$






$$A_V \cong - \left[ \frac{g_{m1}}{\frac{g_{o1}}{\beta} + g_{o3}} \right] \cong - \left[ \frac{g_{m1}}{g_{o3}} \right]$$

**Gain limited by output impedance of current source !!**

**Can we design a better current source?**

**In particular, one with a higher output impedance?**

# Cascode current sources




All have the same small-signal model

$$g_{0CC} = \left[ \frac{g_{02} (g_{01} + g_{\pi 2})}{g_{01} + g_{02} + g_{\pi 2} + g_{m2}} \right]$$

# Cascode Configuration

Discuss



$$A_V = - \left[ \frac{g_{m1}}{g_{o1}} \right] \frac{\beta}{2}$$

$$A_V = - [8000] \frac{100}{2} \cong -400,000$$

**This gain is very large and is a factor of 2 below that obtained with an ideal current source biasing**


**Although the factor of 2 is not desired, the performance of this circuit is still very good**

**This factor of 2 gain reduction is that same as was observed for the CE amplifier when a transistor-level current source was used**




Review from Last Lecture


# High Gain Amplifier Comparisons ( n-ch MOS)




$$A_V \cong - \left[ \frac{g_{m1}}{g_{o1}} \right]$$




$$A_V \cong - \frac{1}{2} \left[ \frac{g_{m1}}{g_{o1}} \right]$$



$$A_{VCC} \cong - \left[ \frac{g_{m1}g_{m2}}{g_{o1}g_{o2}} \right]$$








$$A_{VCC} \cong - \left[ \frac{g_{m1}}{g_{o1}} \right]$$



$$A_{VCC} \cong - \frac{1}{2} \left[ \frac{g_{m1}g_{m2}}{g_{o1}g_{o2}} \right]$$

Review from Last Lecture

# High Gain Amplifier Comparisons (BJT)



$$A_V = \frac{-g_m}{g_0}$$

$$A_V \cong -\frac{1}{2} \frac{g_{m1}}{g_{01}}$$

$$A_V \cong -\left[ \frac{g_{m1}}{g_{01}} \right] \beta$$

$$A_V \cong -\left[ \frac{g_{m1}}{g_{01}} \right]$$

$$A_V = -\left[ \frac{g_{m1}}{g_{01}} \right] \frac{\beta}{2}$$

- Single-ended high-gain amplifiers inherently difficult to bias (because of the high gain)
- Biasing becomes practical when used in differential applications
- These structures are widely used but usually with differential inputs

# Amplifier Biasing

**Amplifier biasing is that part of the design of a circuit that establishes the desired operating point (or Q-point)**

**Goal is to invariably minimize the impact the biasing circuit has on the small-signal performance of a circuit**


**Usually at most 2 dc power supplies are available and these are often fixed in value by system requirements – this restriction is cost driven**

**Discrete amplifiers invariably involve adding biasing resistors and use capacitor coupling and bypassing**

**Integrated amplifiers often use current sources which can be used in very large numbers and are very inexpensive**


# Amplifier Biasing

Example:




$$A_V = -g_m R_L$$

Desired small-signal circuit  
Common Emitter Amplifier



Actual small-signal circuit


$$A_V = -g_m (R_L // R_{C1})$$



Biased circuit


# Amplifier Biasing

Example:



**Desired small-signal circuit  
Common Emitter Amplifier**


*Biasing components  
shown in blue*




**Biased small-signal circuit**

# Amplifier Biasing


Example:



*Biasing components  
shown in blue*




**Desired small-signal circuit  
Common Collector Amplifier**



**Biased circuit**


# Amplifier Biasing

Example:




*Biasing components  
shown in blue*

**Desired small-signal circuit  
Inverting Feedback Amplifier**




**Biased circuit**

# Other Basic Configurations



**Darlington Configuration**

- Current gain is approximately  $\beta^2$
- Two diode drop between  $B_{\text{eff}}$  and  $E_{\text{eff}}$




S. DARLINGTON  
SEMICONDUCTOR SIGNAL TRANSLATING DEVICE

2,663,806

Filed May 9, 1952



# Other Basic Configurations



Sziklai Pair




FIG. 3.

May 7, 1957

G. C. SZIKLAI





2,791,644

PUSH-PULL AMPLIFIER WITH COMPLEMENTARY TYPE TRANSISTORS

Filed Nov. 7, 1952

- Gain similar to that of Darlington Pair
- Current gain is approximately  $\beta_n \beta_p$
- Current gain will not be as large when  $\beta_p < \beta_n$
- Only one diode drop between  $B_{\text{eff}}$  and  $E_{\text{eff}}$

# Other Basic Configurations





## Buffer and Super Buffer

- Voltage shift varies with  $V_{IN}$  in buffer
- Current through shift transistor is constant for Super Buffer as  $V_{IN}$  changes so voltage shift does not change with  $V_{IN}$
- Same nominal voltage shift

# Other Basic Configurations


## Low offset buffers



- **Actually a CC-CC or a CD-CD cascade**
- **Significant drop in offset between input and output**
- **Biasing with DC current sources**
- **Can Add Super Buffer to Output**

# Other Basic Configurations


## Voltage Attenuator




- **Attenuation factor is quite accurate (Determined by geometry)**
- **Infinite input impedance**
- **$M_1$  in triode,  $M_2$  in saturation**
- **Actually can be a channel-tapped structure**

# Frequency-Dependent Performance of Amplifiers

# Parasitic Capacitors in MOSFET




# Parasitic Capacitors in MOSFET




- This capacitance was modeled previously and exists when the transistor is operating in triode or saturation
- But there are others that also affect high-frequency or high-speed operation

# Parasitic Capacitors in MOSFET







Recall that pn junctions have a depletion region!






# Parasitic Capacitors in MOSFET

pn junction capacitance




For  $V_{FB} < \phi_B/2$



$$C = \frac{C_{J0} A}{\left(1 - \frac{V_{FB}}{\phi_B}\right)^m}$$

# Parasitic Capacitors in MOSFET





pn junction capacitance



The bottom and the sidewall:

# Parasitic Capacitors in MOSFET

pn junction capacitance



For a pn junction capacitor

$$C = C_{BOT} A + C_{SW} P$$

$$C_{BOT} = \frac{C_{BOT0}}{\left(1 - \frac{V_{FB}}{\phi_B}\right)^m}$$

$$C_{SW} = \frac{C_{SW0}}{\left(1 - \frac{V_{FB}}{\phi_B}\right)^m}$$

A : Junction Area  
 P : Junction Perimeter  
 $V_{FB}$  : forward bias on junction

Model Parameters:

$$\{C_{BOT0}, C_{SW0}, \phi_B, m\}$$

$C_{BOT}$  and  $C_{SW}$  are capacitance densities

# Types of Capacitors in MOSFETs

1. Fixed Capacitors




- a. Fixed Geometry

- b. Junction

2. Operating Region Dependent

# Parasitic Capacitors in MOSFET

## Fixed Capacitors – Fixed Geometry




Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$

$L_D$ : lateral diffusion

Cap Density:  $C_{OX}$

# Parasitic Capacitance Summary (partial)



	<b>Cutoff</b>	<b>Ohmic</b>	<b>Saturation</b>
$C_{GS}$	$C_{ox}WL_D$	$C_{ox}WL_D$	$C_{ox}WL_D$
$C_{GD}$	$C_{ox}WL_D$	$C_{ox}WL_D$	$C_{ox}WL_D$

$L_D$  is a model parameter



# Types of Capacitors in MOSFETs


1. Fixed Capacitors
  - a. Fixed Geometry
  -  b. Junction

2. Operating Region Dependent



# Parasitic Capacitors in MOSFET


## Fixed Capacitors- Junction



Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

# Parasitic Capacitors in MOSFET


- Fixed Capacitors



Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$

Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

# Fixed Parasitic Capacitance Summary



$C_{BOT}$  and  $C_{SW}$  are model parameters

	<b>Cutoff</b>	<b>Ohmic</b>	<b>Saturation</b>
$C_{GS}$	$C_{ox}W L_D$	$C_{ox}W L_D$	$C_{ox}W L_D$
$C_{GD}$	$C_{ox}W L_D$	$C_{ox}W L_D$	$C_{ox}W L_D$
$C_{BG}$			
$C_{BS}$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$
$C_{BD}$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$




# Types of Capacitors in MOSFETs

1. Fixed Capacitors
  - a. Fixed Geometry
  - b. Junction

 2. Operating Region Dependent

# Parasitic Capacitors in MOSFET


Operation Region Dependent -- **Cutoff**



**Cutoff Capacitor:  $C_{GBCO}$**

# Parasitic Capacitors in MOSFET


Operation Region Dependent -- Cutoff



**Cutoff Capacitor:  $C_{GBCO}$**

# Parasitic Capacitors in MOSFET

Operation Region Dependent and Fixed -- **Cutoff**




Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$

Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

**Cutoff Capacitor:  $C_{GBCO}$**




# Parasitic Capacitance Summary



	<b>Cutoff</b>	<b>Ohmic</b>	<b>Saturation</b>
$C_{GS}$	$C_{ox}W L_D$		
$C_{GD}$	$C_{ox}W L_D$		
$C_{BG}$	$C_{ox}W L$ (or less)		
$C_{BS}$	$C_{BOT}A_S + C_{SW}P_S$		
$C_{BD}$	$C_{BOT}A_D + C_{SW}P_D$		

# Parasitic Capacitors in MOSFET

Operation Region Dependent -- Ohmic




Note: The Channel is not a node in the lumped device model so can not directly include this distributed capacitance in existing models

Note: The distributed channel capacitance is usually lumped and split evenly between the source and drain nodes

**Ohmic Capacitor:  $C_{GCH}$ ,  $C_{BCH}$**

# Parasitic Capacitors in MOSFET

Operation Region Dependent and Fixed -- Ohmic




Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$

Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

**Ohmic Capacitor:  $C_{GCH}$ ,  $C_{BCH}$**


# Parasitic Capacitance Summary



	<b>Cutoff</b>	<b>Ohmic</b>	<b>Saturation</b>
$C_{GS}$	$C_{ox}W L_D$	$0.5C_{ox}W L$	
$C_{GD}$	$C_{ox}W L_D$	$0.5C_{ox}W L$	
$C_{BG}$	$C_{ox}W L$ (or less)	0	
$C_{BS}$	$C_{BOT}A_S + C_{SW}P_S$	$C_{BOT}A_S + C_{SW}P_S + 0.5W L C_{BOTCH}$	
$C_{BD}$	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5W L C_{BOTCH}$	

# Parasitic Capacitors in MOSFET


Operation Region Dependent -- Saturation



**Saturation Capacitors:  $C_{GCH}$ ,  $C_{BCH}$**

# Parasitic Capacitors in MOSFET

Operation Region Dependent and Fixed --Saturation




Overlap Capacitors:  $C_{GDO}$ ,  $C_{GSO}$

Junction Capacitors:  $C_{BS1}$ ,  $C_{BD1}$

**Saturation Capacitors:  $C_{GCH}$ ,  $C_{BCH}$**


- $2/3 C_{OX}WL$  is often attributed to  $C_{GCH}$  to account for LD and saturation
- This approximation is reasonable for minimum-length devices but not so good for longer devices

# Parasitic Capacitance Summary



	<b>Cutoff</b>	<b>Ohmic</b>	<b>Saturation</b>
<b><math>C_{GS}</math></b>	$C_{ox}W_L D$	$0.5C_{ox}WL$	$C_{ox}W_L D + (2/3)C_{ox}WL$
<b><math>C_{GD}</math></b>	$C_{ox}W_L D$	$0.5C_{ox}WL$	$C_{ox}W_L D$
<b><math>C_{BG}</math></b>	$C_{ox}WL$ (or less)	0	0
<b><math>C_{BS}</math></b>	$C_{BOT}A_S + C_{SW}P_S$	$C_{BOT}A_S + C_{SW}P_S + 0.5WLC_{BOTCH}$	$C_{BOT}A_S + C_{SW}P_S + (2/3)WLC_{BOTCH}$
<b><math>C_{BD}</math></b>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5WLC_{BOTCH}$	$C_{BOT}A_D + C_{SW}P_D$


# Parasitic Capacitance Summary



	<b>Cutoff</b>	<b>Ohmic</b>	<b>Saturation</b>
<b><math>C_{GS}</math></b>	$C_{ox}W L_D$	$0.5C_{ox}WL$	$C_{ox}W L_D + (2/3)C_{ox}WL$
<b><math>C_{GD}</math></b>	$C_{ox}W L_D$	$0.5C_{ox}WL$	$C_{ox}W L_D$
<b><math>C_{BG}</math></b>	$C_{ox}WL$ (or less)	0	0
<b><math>C_{BS}</math></b>	$C_{BOT}A_S + C_{SW}P_S$	$C_{BOT}A_S + C_{SW}P_S + 0.5WLC_{BOTCH}$	$C_{BOT}A_S + C_{SW}P_S + (2/3)WLC_{BOTCH}$
<b><math>C_{BD}</math></b>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5WLC_{BOTCH}$	$C_{BOT}A_D + C_{SW}P_D$



# Parasitic Capacitance Implications





The parasitic capacitances inherently introduce an upper limit on how fast either digital circuits or analog circuits can operate in a given process

Two parameters,  $f_{MAX}$  and  $f_T$ , (not defined here) are two metrics that are used to specify the fundamental speed limit in a semiconductor process

The dominant parasitic capacitances for most circuits are  $C_{GS}$  and  $C_{BD}$

Example: Determine the small-signal voltage gain and the 3dB bandwidth. Consider only the effects of  $C_{DB}$  on the BW. Assume a 0.5u process with  $V_{TH}=0.75V$  and the layout of the transistor shown.



$$C_{DB} = C_{BOT} * 40u^2 + C_{SW} * 28u$$

$$C_{BOT} = 942aF/u^2 \quad C_{SW} = 212aF/u$$



$$C_{DB} = 942aF/u^2 * 40u^2 + 212aF/u * 28u$$

$$C_{DB} = 37.7fF + 5.9fF = 43.6fF$$



Solution:

$$I_{DQ} = 100\mu A / V^2 \frac{10}{2 \cdot 1} (2 - 0.75)^2 = 0.78mA$$

$$I_{DQ} R_D = 0.78mA \cdot 2K = 1.56$$



Example: Determine the small-signal dc voltage gain and the 3dB bandwidth. Consider only the effects of  $C_{DB}$  on the BW. Assume a 0.5u process with  $V_{TH}=0.75V$  and the layout of the transistor shown.



Solution continued:


$$v_{OUT} (G_D + sC_{DB}) + g_m v_{IN} = 0$$

$$v_{OUT} = -v_{IN} \frac{g_m R_D}{1 + sC_{DB} R_D}$$


$$A_{V0} = -g_m R_D = -\frac{2I_{DQ} R_D}{V_{EB}} = -\frac{3.12}{1.25} = -2.5$$

$$f_{3dB} = \frac{1}{2\pi} \cdot \frac{1}{R_D C_{DB}} = 1.8GHz$$

# Parasitic Capacitance Summary





High Frequency Large Signal Model





High Frequency Small Signal Model  
(saturation region)

Often  $V_{BS}=0$  and  $C_{BG}=0$  in saturation, so simplifies to





# High Frequency Small-Signal Model

(Saturation Region)




Often  $V_{BS}=0$  and  $C_{BG}=0$ , so simplifies to



# High Frequency Small-Signal Model

Often  $V_{BS}=0$  and  $C_{BG}=0$  and  $C_{GD}$  and  $g_0$  can be neglected so simplifies farther to



Neglecting  $C_{GD}$  which is high frequency feedback from output to input often simplifies analysis considerably

# Recall:

## Small-signal and simplified dc equivalent elements

	Element	ss equivalent	Simplified dc equivalent
Capacitors	C Large		
	C Small		
Inductors	L Large		
	L Small		
Diodes			 Simplified
MOS transistors (MOSFET (enhancement or depletion), JFET)			 Simplified
			 Simplified

Have not yet considered situations where the small capacitor is relevant in small-signal analysis

# Recall:

## Small-signal and simplified dc equivalent elements

	Element	ss equivalent	Simplified dc equivalent
Capacitors	Large 		
	Small 		
Inductors	Large 		
	Small 		
Diodes			 Simplified
MOS transistors (MOSFET (enhancement or depletion), JFET)			 Simplified
			 Simplified


Have not yet considered situations where the small capacitor is relevant in small-signal analysis




# Amplifiers with Small Capacitors

Consider a bipolar amplifier first where  $C_3$  is a small capacitor but not a parasitic capacitor

Recall:






If capacitors are large



$$A_V = -g_{m1} \bullet R_3 // R_L$$


# Amplifiers with Small Capacitors

What if  $C_1$  and  $C_2$  large but  $C_3$  is not large?:



# Amplifiers with Small Capacitors

What if  $C_1$  and  $C_2$  large but  $C_3$  not large?:



From KCL:

$$\left. \begin{aligned} v_{OUT} (sC_3 + G_L) &= v_1 sC_3 \\ v_1 (sC_3 + G_3) + g_{m1} v_{IN} &= v_{OUT} sC_3 \end{aligned} \right\}$$


Solving:

$$\frac{v_{OUT}}{v_{IN}} = -\frac{-sC_3 g_{m1}}{sC_3 (G_L + G_3) + G_3 G_L}$$

Equivalently:



$$\frac{v_{OUT}}{v_{IN}} = -\frac{g_{m1} sC_3 R_3 R_L}{sC_3 (R_L + R_3) + 1}$$

Serves as a first-order high-pass filter



# Amplifiers with Small Capacitors

Consider parasitic  $C_{GS}$  and  $C_{DB}$



By KCL:

$$v_{OUT} (sC_{DB} + G_D) = -g_{m1} v_{IN}$$


Causes gain to decrease at high frequencies

Solving:

$$\frac{v_{OUT}}{v_{IN}} = -\frac{-g_{m1}}{sC_{DB} + G_D}$$



Equivalently:

$$\frac{v_{OUT}}{v_{IN}} = -\frac{-g_{m1} R_D}{sC_{DB} R_D + 1}$$



# Amplifiers with Small Capacitors

Consider parasitic  $C_{GS}$ ,  $C_{GD}$ , and  $C_{DB}$



By KCL:

$$v_{OUT} (s[C_{DB} + C_{GD}] + G_D) = -g_{m1} v_{IN} + sC_{GD} v_{IN}$$


Causes gain to decrease at high frequencies  
Has one LHP pole and one RHP zero

Solving:

$$\frac{v_{OUT}}{v_{IN}} = -\frac{-g_{m1} + sC_{GD}}{s[C_{DB} + C_{GD}] + G_D}$$


Equivalently:

$$\frac{v_{OUT}}{v_{IN}} = -\frac{-R_D (g_{m1} - sC_{GD})}{s[C_{DB} + C_{GD}]R_D + 1}$$



# Amplifiers with Small Capacitors

Consider parasitic  $C_{GS}$ ,  $C_{GD}$ , and  $C_{DB}$



Device parasitics problematic at high frequencies

$C_{DB}$ ,  $C_{GD}$  and  $C_{GS}$  effects can be significant

Value of parasitic capacitances strongly dependent upon layout

Device parasitics usually not a problem at audio frequencies

Causes gain to decrease at high frequencies:  
has one high frequency LHP pole and one high frequency RHP zero.



Stay Safe and Stay Healthy !

**End of Lecture 35**